

VDIC NAND FLASH MEMORY

VDNF64G08XS50XX8V25-III USER MANUAL

Version : B1

Document NO. : ORBITA/SIP-VDNF64G08XS50XX8V25-III-USM-01
Zhuhai Orbita Aerospace Science & Technology Co., Ltd.
Add: Orbita Tech Park, NO.1 Baisha Road, Tangjia Dong ` an,
Zhuhai, Guangdong, China 519080
Tel: +86-756-3391979 Fax: +86-756-3391980

Contents

| | | |
|------|--|---|
| 1. | DESCRIPTION | 1 |
| 2. | FEATURES | 1 |
| 3. | BLOCK DIAGRAM | 2 |
| 4. | PIN DESCRIPTIONS– SOP-50 | 3 |
| 5. | ELECTRICAL SPECIFICATIONS..... | 4 |
| 5.1. | Absolute Maximum Ratings | 4 |
| 5.2. | Recommended DC Operating Conditions..... | 5 |
| 5.3. | DC And Operating Characteristics..... | 5 |
| 6. | Typical Application..... | 5 |
| 7. | ORDERING INFORMATION | 6 |
| 8. | PACKAGE DIMENSIONS | 7 |
| 9. | REVISION HISTORY | 8 |

VDIC-NAND Flash Memory

HIGH-SPEED 3.3V 8G×8bit

1. DESCRIPTION

Offered in 8G×8bit, the VDNF64G08XS50XX8V25-III is a 64G-bit NAND Flash Memory with spare capacity of 64G -bits. The device operates at 3.3V. The I/O pins serve as the ports for address and data input/output as well as command input.

The VDNF64G08XS50XX8V25-III device is stacked with eight chips. The I/O ports and the control pins (ALE, CLE, #WE, #RE) of each chip are connected.

A program operation can be performed in typical 230μs on the (4K+224)Byte page and an erase operation can be performed in typical 700us on a (512K+28K)Byte block. Data in the data register can be read out at 25ns cycle time per Byte.

Every chip has an on-chip write controller which is used to automate all program and erase functions including pulse repetition, where required, and internal verification and margining of data. Even the write-intensive systems can take advantage of the VDNF64G08XS50XX8V25-III's extended reliability of 100K program/erase cycles by providing ECC(Error Correcting Code) with real time mapping-out algorithm.

Its NAND cell provides the most cost-effective solution for the solid state application market. The VDNF64G08XS50XX8V25-III is an optimum solution for large nonvolatile storage applications such as solid state data storage and advanced embedded control applications.

2. FEATURES

- Voltage Supply
 - 3.3V device: 2.7 ~ 3.6 V
- Organization
 - Memory Cell Array
 - 8chips × (1G +80M) × 8 bit
 - Data Register for each chip
 - (4096 +224) × 8bit
- Automatic Program and Erase
 - Page Program for each chip
 - (4K + 224)Byte
 - Block Erase for each chip

- (512K +28K)Byte
- Page Read Operation for each chip
 - Page Size
 - (4K + 224)Byte
 - Random Access : 25μs(Max.)
 - Serial Page Access : 25ns(Min.)
- Fast Write Cycle Time
 - Program time : 230μs(Typ.)
 - Block Erase Time : 700us(Typ.)
- Command/Address/Data Multiplexed I/O Port
- Hardware Data Protection
 - Program/Erase Lockout During Power Transitions
- Reliable CMOS Floating-Gate Technology
 - Endurance : 100K Program/Erase Cycles
 - Data Retention : 10 Years
- Command Register Operation
- Intelligent Copy-Back with internal 4bit/540Byte EDC
- Package: SOP-50

3. BLOCK DIAGRAM




Figure 1 Block diagram

4. PIN DESCRIPTIONS– SOP-50

| Pin Id | Pin # | | Pin Id |
|--------|-------|--|--------|
| #RB7 | 1 | | 50 |
| #RB6 | 2 | | 49 |
| #RB5 | 3 | | 48 |
| #RB4 | 4 | | 47 |
| #RB3 | 5 | | 46 |
| #RB2 | 6 | | 45 |
| #RB1 | 7 | | 44 |
| #RB0 | 8 | | 43 |
| #RE0 | 9 | | 42 |
| #CE0 | 10 | | 41 |
| #CE1 | 11 | | 40 |
| #CE2 | 12 | | 39 |
| VCC | 13 | | 38 |
| VSS | 14 | | 37 |
| #CE3 | 15 | | 36 |
| #CE4 | 16 | | 35 |
| CLE | 17 | | 34 |
| ALE | 18 | | 33 |
| #WE0 | 19 | | 32 |
| #WP | 20 | | 31 |
| #WE1 | 21 | | 30 |
| #WE2 | 22 | | 29 |
| #WE3 | 23 | | 28 |
| #WE4 | 24 | | 27 |
| #WE5 | 25 | | 26 |




Figure 2 Pin configuration

Table 1 Pin description

| Name | Function |
|--------------|---|
| I/O0~I/O7 | DATA INPUTS/OUTPUTS The I/O pins are used to input command, address and data, and to output data during read operations. The I/O pins float to high-z when the chip is deselected or when the outputs are disabled. |
| CLE | COMMAND LATCH ENABLE The CLE input controls the activating path for commands sent to the command register. When active high, commands are latched into the command register through the I/O ports on the rising edge of the #WE signal. |
| #CE0 (Chip1) | Chip Enable Input . When #CEn is Low, the command input cycle becomes valid in chip n. When #CEn is High, all inputs are ignored in chip n. |
| #CE1 (Chip2) | |
| #CE2 (Chip3) | |
| #CE3 (Chip4) | |
| #CE4 (Chip5) | |
| #CE5 (Chip6) | |
| #CE6 (Chip7) | |
| #CE7 (Chip8) | |

| Name | Function |
|--------------|--|
| ALE | ADDRESS LATCH ENABLE The ALE input controls the activating path for the address to the internal address registers. Addresses are latched on the rising edge of #WE with ALE high. |
| #REn | READ ENABLE The #REn input is the serial data-out control, and when active , drives the data onto the I/O bus. Data is valid t _{REA} after the falling edge of #RE which also increments the internal column address counter by one. |
| #WEn | WRITE ENABLE The #WEn input controls writes to the I/O port. Commands, address and data are latched on the rising edge of the #WE pulse. |
| #WP | WRITE PROTECT The #WP pin provides inadvertent write/erase protection during power transitions. The internal high voltage generator is reset when the #WP pin is active low. |
| #RB0 (Chip1) | READY/BUSY OUTPUT The #R/Bn output indicates the status of the device operation. When low it indicates that a program, erase or random read operation is in process and returns to high state upon completion. It is an open drain output and does not float to high-z condition when the chip is deselected or when outputs are disabled. |
| #RB1 (Chip2) | |
| #RB2 (Chip3) | |
| #RB3 (Chip4) | |
| #RB4 (Chip5) | |
| #RB5 (Chip6) | |
| #RB6 (Chip7) | |
| #RB7 (Chip8) | |
| VCC | POWER VCC is the power supply for device. |
| VSS | GROUND |

5. ELECTRICAL SPECIFICATIONS

5.1. Absolute Maximum Ratings

Table 2 Absolute maximum ratings

| Characteristics | Symbol | Maximum ratings | Unit |
|---------------------------------------|------------------|-----------------|------|
| Voltage on Vcc supply relative to Vss | V _{CC} | -0.6 ~ +4.6 | V |
| Voltage on any pin relative to Vss | V _{IN} | -0.6 ~ +4.6 | V |
| Power Dissipation | P _D | < 2 | W |
| Operating Temperature Range | T _A | -55 ~ +125 | °C |
| Storage Temperature Range | T _{STG} | -65 ~ +150 | °C |

5.2. Recommended DC Operating Conditions

Table 3 Recommended DC operating condition

| Parameter | Symbol | Min | Typ | Max | Unit |
|--------------------|-----------------|----------------------|-----|----------------------|------|
| Supply voltage | V _{CC} | 2.7 | 3.3 | 3.6 | V |
| Input high voltage | V _{IH} | V _{CC} ×0.8 | — | V _{CC} +0.3 | V |
| Input low voltage | V _{IL} | -0.3 | — | V _{CC} ×0.2 | V |

5.3. DC And Operating Characteristics

Table 4 DC characteristics

| Parameter | Symbol | Test Conditions | Min | Max | Unit |
|---------------------------|-----------------|--|-----|-----|------|
| Output voltage low level | V _{OL} | V _{CC} =2.7V I _{OL} =2.1mA | — | 0.4 | V |
| Output voltage high level | V _{OH} | V _{CC} =2.7V,I _{OH} = -0.4mA | 2.4 | — | V |

6. Typical Application




Figure 3 Typical application

7. ORDERING INFORMATION




Table 5 Ordering information

| Part Number | Capacity (bit) | Bus Width (bit) | Radiation | | | Packaging | Temperature (°C) |
|-------------------------|-------------------|--------------------|------------------|------------------|------------------|-----------|-----------------------|
| | | | TID ¹ | SEL ² | SEU ³ | | |
| VDNF64G08VS50EE8V25-III | 64G | 8 | - | - | - | SOP50 | 0 ~ + 70 |
| VDNF64G08VS50IB8V25-III | 64G | 8 | - | - | - | SOP50 | -40 ~ + 85 |
| VDNF64G08VS50MM8V25-III | 64G | 8 | - | - | - | SOP50 | -55 ~ + 125 |
| VDNF64G08RS50MS8V25-III | 64G | 8 | >60 | >60 | >1.3 | SOP50 | -55 ~ + 125 |

¹ TID: Total Dose (Krad(Si))

² SEL: LET Threshold (Mev.cm²/mg)

³ SEU:SEU Threshold (Mev.cm²/mg)

8. PACKAGE DIMENSIONS




Figure 4 Package dimensions

Table 6 Dimensions information

| | Min | Typical | Max |
|----------|-------|---------|-------|
| A | 12.30 | — | 12.80 |
| A2 | 11.10 | — | 11.50 |
| D | 13.30 | — | 13.70 |
| E | 19.80 | — | 20.20 |
| E1 | 18.80 | — | 19.20 |
| f | 1.10 | — | 1.30 |
| b | 0.22 | — | 0.28 |
| e | — | 0.50 | — |
| r | 1.0 | — | 1.3 |
| t | 0.18 | — | 0.23 |
| α | — | — | 3° |
| β | — | — | 3° |

NOTE: 1.Uint: mm
2. A1=A - A2

9. Pads Designation

It is highly recommended to design pads as below.




Figure 5 Pads Dimensions

NOTE:

e1: 0.50 mm;

b1: 0.30mm;

L1: 14.4mm;

L2: 21.2mm.

10.REVISION HISTORY

Table 7 Revision history

| Revision | Date | Description of Change |
|----------|----------------|-------------------------------|
| A0 | Nov 21,2016 | First Created |
| A1 | Mar 14,2017 | Modified the PIN DESCRIPTIONS |
| A2 | Mar 29,2018 | Add or reduce chapters |
| B0 | Mar 25, 2020 | Update TID and SEE |
| B1 | April 22, 2021 | Add pads designation |