

VDIC NAND FLASH MEMORY

VDNF16G08XS50XX4V25 USER MANUAL

Version : B2

Document NO. : ORBITA/SIP-VDNF16G08XS50XX4V25-USM-01

Zhuhai Orbita Aerospace Science & Technology Co. , Ltd.

Add: Orbita Tech Park, NO.1 Baisha Road, Tangjia Dong ` an,

Zhuhai, Guangdong, China 519080

Tel: +86-756-3391979 Fax: +86-756-3391980

Contents

1. DESCRIPTION.....	1
2. FEATURES.....	1
3. BLOCK DIAGRAM.....	2
4. PIN DESCRIPTIONS– SOP-50	3
5. ELECTRICAL SPECIFICATIONS	4
5.1. Absolute Maximum Ratings.....	4
5.2. Recommended DC Operating Conditions	4
5.3. DC And Operating Characteristics	4
6. TYPICAL APPLICATION	5
7. ORDERING INFORMATION	6
8. PACKAGE DIMENSIONS	7
9. Pads Designation.....	8
10. REVISION HISTORY	8

VDIC-NAND Flash Memory

HIGH-SPEED 3.3V 2G×8bit

1. DESCRIPTION

Offered in 2Gx8bit, the VDNF16G08XS50XX4V25 is a 16G-bit NAND Flash Memory with spare of 512M-byte. The device operates at 3.3V. The I/O pins serve as the ports for address and data input/output as well as command input.

The VDNF16G08XS50XX4V25 device is stacked with four dies. The operation of each die operates independently. The I/O ports and the control pins (ALE,CLE,#WE,#RE) of all banks in each die are connected.

A program operation can be performed in typical 200μs on the (2K+64)Byte page and an erase operation can be performed in typical 1.5ms on a (128K+4K)Byte block. Data in the data register can be read out at 25ns cycle time per Byte.

Every die has an on-chip write controller which is used to automate all program and erase functions including pulse repetition, where required, and internal verification and margining of data. Even the write-intensive systems can take advantage of the VDNF16G08XS50XX4V25's extended reliability of 100K program/erase cycles by providing ECC(Error Correcting Code) with real time mapping-out algorithm.

Its NAND cell provides the most cost-effective solution for the solid state application market. The VDNF16G08XS50XX4V25 is an optimum solution for large nonvolatile storage applications such as solid state data storage and advanced embedded control applications.

2. FEATURES

- Voltage Supply
 - 3.3V device: 2.7 ~ 3.6 V
- Organization
 - Memory Cell Array
 - 4Dies x (512M + 16M) Byte x 8 bit
 - Data Register for each bank
 - (2K + 64) Byte x 8bit
- Automatic Program and Erase
 - Page Program for each bank
 - (2K + 64)Byte
 - Block Erase for each bank
 - (128K + 4K)Byte
- Page Read Operation for each bank
 - Page Size
 - (2K + 64)Byte

- Random Access : 25 μ s(Max.)
- Serial Page Access : 25ns(Min.)
- Fast Write Cycle Time
 - Program time : 200 μ s(Typ.)
 - Block Erase Time : 1.5ms(Typ.)
- Command/Address/Data Multiplexed I/O Port
- Hardware Data Protection
 - Program/Erase Lockout During Power Transitions
- Reliable CMOS Floating-Gate Technology
 - Endurance : 100K Program/Erase Cycles
 - Data Retention : 10 Years
- Command Register Operation
- Intelligent Copy-Back with internal 1bit/528Byte EDC
- Package SOP-50

3. BLOCK DIAGRAM




Figure 1 Block diagram

4. PIN DESCRIPTIONS– SOP-50

Pin Id	Pin #	Pin Id
NC	1	50
NC	2	49
NC	3	48
NC	4	47
#R/B3	5	46
#R/B2	6	45
#R/B1	7	44
#R/B0	8	43
#RE0	9	42
#CE0	10	41
#CE1	11	40
#CE2	12	39
VCC	13	38
VSS	14	37
#CE3	15	36
NC	16	35
CLE	17	34
ALE	18	33
#WE0	19	32
#WP	20	31
#WE1	21	30
#WE2	22	29
#WE3	23	28
NC	24	27
NC	25	26

Figure 2 Pin configuration

Table 1: Pin description

Name	Function
I/O0~I/O7	DATA INPUTS/OUTPUTS The I/O pins are used to input command, address and data, and to output data during read operations. The I/O pins float to high-z when the chip is deselected or when the outputs are disabled.
CLE	COMMAND LATCH ENABLE The CLE input controls the activating path for commands sent to the command register. When active high, commands are latched into the command register through the I/O ports on the rising edge of the WE signal.
#CE0	Chip Enable Input .When #CEn is Low, the command input cycle becomes valid. When #CEn is High, all inputs are ignored.
#CE1	
#CE2	
#CE3	
ALE	ADDRESS LATCH ENABLE The ALE input controls the activating path for the address to the internal address registers. Addresses are latched on the rising edge of #WE with ALE high.
#REn	READ ENABLE The #REn input is the serial data-out control, and when active , drives the data onto the I/O bus. Data is valid tREA after the falling edge of #RE which also increments the internal column address counter by one.
#WEn	WRITE ENABLE The #WEn input controls writes to the I/O port. Commands, address and data are latched on the rising edge of the #WE pulse.
#WP	WRITE PROTECT The #WP pin provides inadvertent write/erase protection during power transitions. The internal high

Name	Function
	voltage generator is reset when the #WP pin is active low.
#RB0	READY/BUSY OUTPUT The R/Bn output indicates the status of the device operation. When low it indicates that a program, erase or random read operation is in process and returns to high state upon completion. It is an open drain output and does not float to high-z condition when the chip is deselected or when outputs are disabled.
#RB1	
#RB2	
#RB3	
V _{CC}	POWER V _{CC} is the power supply for device.
V _{SS}	GROUND
NC	NO CONNECTION Lead is not internally connected.

5. ELECTRICAL SPECIFICATIONS

5.1. Absolute Maximum Ratings

Table 2: Absolute Maximum Ratings

Characteristics	Symbol	Maximum ratings	Unit
Voltage on VCC supply relative to V _{SS}	V _{CC}	-0.6 ~ +4.6	V
Voltage on any pin relative to V _{SS}	V _{IN}	-0.6 ~ +4.6	V
Power Dissipation	P _D	< 1.5	W
Operating Temperature Range	T _{OPR}	-55 ~ +125	°C
Storage Temperature Range	T _{STG}	-65 ~ +150	°C

5.2. Recommended DC Operating Conditions

Table 3: Recommended DC Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	2.7	3.3	3.6	V
Input high voltage	V _{IH}	V _{CC} ×0.8	—	V _{CC} +0.3	V
Input low voltage	V _{IL}	-0.3	—	0.2×V _{CC}	V

5.3. DC And Operating Characteristics

Table 4: DC And Operating Characteristics

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output voltage low level	V _{OL}	V _{CC} =3.6V, I _{OL} =4mA	—	0.4	V
Output voltage high level	V _{OH}	V _{CC} =2.7V, I _{OH} =-0.5mA	2.4	—	V

6. TYPICAL APPLICATION




Figure 3 Typical application

7. ORDERING INFORMATION

1	2	3	4	5	6	7	8	9	10	11	12	13
<u>VD</u>	<u>NF</u>	<u>16G</u>	<u>08</u>	<u>X</u>	<u>S</u>	<u>50</u>	<u>X</u>	<u>X</u>	<u>4</u>	<u>V</u>	<u>25</u>	-
VDIC												
NAND FLASH												
Capability: 16G bit												
Bus Width: 8bit												
R= Radiation Data Tested; V= Generic Radiation Data Available												
Package: SOP												
Pin Quantity: 50 Pin												
Temperature: E=0~+70℃;I=-40~+85℃;M=-55~+125℃												
Quality: E= Sample; B= Industry; M=Military; S= Space												
Stacking Layer: 4 layer												
Power Supply : 3.3V												
Speed: 25ns												
Version: First Version												

Table 5:Part Information

Part Number	Capacity (bit)	Bus Width (bit)	Radiation			Packaging	Temperature (°C)
			TID ¹	SEL ²	SEU ³		
VDNF16G08VS50EE4V25	16G	8	-	-	-	SOP50	0 ~ + 70
VDNF16G08VS50IB4V25	16G	8	-	-	-	SOP50	-40 ~ + 85
VDNF16G08VS50MM4V25	16G	8	-	-	-	SOP50	-55 ~ + 125
VDNF16G08RS50MS4V25	16G	8	>50	>58	1.3	SOP50	-55 ~ + 125

¹ TID: Total Dose (Krad(Si))

² SEL: LET Threshold (Mev.cm²/mg)

³ SEU:SEU Threshold (Mev.cm²/mg)

8. PACKAGE DIMENSIONS




Figure 4 Package dimensions

Table 6 Dimensions information

	Min	Typical	Max
A	7.40	—	7.90
A2	6.20	—	6.60
D	13.30	—	13.70
E	19.80	—	20.20
E1	18.80	—	19.20
f	1.00	1.20	1.40
b	0.22	0.25	0.28
e	—	0.50	—
r	1.00	—	1.20
t	0.18	0.20	0.22
α	—	—	3°
β	—	—	3°
NOTE: 1. Unit: mm 2. A1 = A - A2			

9. Pads Designation

It is highly recommended to design pads as below.




Figure 5 Pads Dimensions

NOTE:

e1: 0.50 mm;

b1: 0.30mm;

L1: 14.4mm;

L2: 21.2mm.

10. REVISION HISTORY

Table 7 Revision history

Revision	Date	Description
A0	Nov 3,2015	Initial Release
A1	Mar 14,2016	Modified the PIN DESCRIPTIONS
A2	Aug 23,2016	Modified the ORDERING INFORMATION
A3	Jan 9,2017	Modified the PACKAGE DIMENSIONS
A4	Oct.25,2017	Changed company's name to Zhuhai Orbita Aerospace Science & Technology Co., Ltd
A5	Nov.15.2017	Modified FEATURES
B0	Mar 27,2018	Add or reduce chapters
B1	Mar 20,2020	Update TID and SEE
B2	April 22, 2021	Add pads designation