

VDIC SYNCHRONOUS DYNAMIC SDRAM

VDSD2G08XS54XX4V75 USER MANUAL

Version : A6

Document NO.: ORBITA/SIP-VDSD1G32XS70XX2V75-USM-01

Zhuhai Orbita Aerospace Science & Technology Co., Ltd.

Add: Orbita Tech Park, NO.1 Baisha Road, Tangjia Dong ` an,

Zhuhai, Guangdong, China 519080

Tel: +86-756-3391979 Fax: +86-756-3391980

Contents

1	DESCRIPTION	1
2	FEATURES	1
3	BLOCK DIAGRAM	2
4	PIN DESCRIPTIONS	3
5	ELECTRICAL SPECIFICATIONS	4
5.1	ABSOLUTE MAXIMUM RATINGS	4
5.2	RECOMMENDED DC OPERATING CONDITIONS.....	4
5.3	DC CHARACTERISTICS.....	5
6	TYPICAL APPLICATION.....	5
7	ORDERING INFORMATION	6
8	PACKAGE DIMENSIONS.....	7
9	REVISION HISTORY	8

VDIC-SDRAM

HIGH-SPEED 3.3V 256M×8Bit SYNCHRONOUS DYNAMIC SDRAM

1 DESCRIPTION

The VDSD2G08XS54XX4V75 is a 2,048M bits SDRAM, organized as 256M words×8bits. The device has four dies, each die includes 33,554,432 words×4bits×4bank, and a chip select. All inputs and outputs are referred to the rising edge of the clock. The device is useful for a variety of high bandwidth, high performance memory system applications. It is packaged in standard 54-pin SOP (II).

2 FEATURES

- 3.3V power supply
- Clock frequency: 100MHz (max.)
- LVTTL interface
- Single pulsed #RAS
- 4 banks can operate simultaneously and independently
- Burst read/write operation and burst read/single write operation capability
- Programmable burst length (BL): 1, 2, 4, 8, full page
- 2 variations of burst sequence
 - Sequential (BL=1, 2, 4, 8, full page)
 - Interleave (BL=1, 2, 4, 8)
- Programmable #CAS latency (CL): 2, 3
- Refresh cycles: 8192 refresh cycles/64ms
- 2 variations of refresh
 - Auto refresh
 - Self refresh

3 BLOCK DIAGRAM




Figure 1: Signal link of Block Diagram

4 PIN DESCRIPTIONS

Pin Id	Pin #	Pin Id
VDD	1	54
DQ0	2	53
VDD	3	52
NC	4	51
DQ1	5	50
VSS	6	49
NC	7	48
DQ2	8	47
VDD	9	46
NC	10	45
DQ3	11	44
VSS	12	43
CS1	13	42
VDD	14	41
NC	15	40
#WE	16	39
#CAS	17	38
#RAS	18	37
#CS0	19	36
BA0	20	35
BA1	21	34
A10	22	33
A0	23	32
A1	24	31
A2	25	30
A3	26	29
VDD	27	28
		VSS




Figure 1 Pin configuration

Table 1 Pin description

Name	Function
A0~A12	Address Input. Row address (AX0 to AX12) is determined by A0 to A12 at the bank active command cycle CLK rising edge. Column address is determined by A0 to A9, A11 or A12 at the read or write command cycle CLK rising edge. And this column address becomes burst access start address.
DQ0-DQ7	Data Input/Output Ports. 8 bi-directional ports are used to read data from or write data into the SDRAM.
#CS0(Die0-Die1)	Die Enable Input .When #CSn is Low, the command input cycle becomes valid. When #CSn is High, all inputs are ignored. However,internal operations (bank active, burst operations, etc.) are held.
#CS1(Die2-Die3)	
BA0,BA1	BA0 and BA1 are bank select signal (BS).
#RAS	Row address strobe. Latches row addresses on the positive going edge of the CLK with #RAS low. Enables row access & precharge.
#CAS	Column address strobe. Latches column addresses on the positive going edge of the CLK with #CAS low. Enables column access.

Name	Function
#WE	Write Enable Input. Enables write operation and row precharge. Latches data in starting from #CAS, #WE active.
DQM	DQM controls input/output buffers. Read operation: If DQM is High, the output buffer becomes High-Z. If the DQM is Low, the output buffer becomes Low-Z. (The latency of DQM during reading is 2 clocks.) Write operation: If DQM is High, the previous data is held (the new data is not written). If DQM is Low, the data is written. (The latency of DQM during writing is 0 clock.)
CLK	CLK is the master clock input to this pin. The other input signals are referred at CLK rising edge.
CKE	Clock enable. This pin determines whether or not the next CLK is valid. If CKE is High, the next CLK rising edge is valid. If CKE is Low, the next CLK rising edge is invalid. This pin is used for power-down mode, clock suspend mode and self refresh mode.
V _{DD}	Power supply, connect to 3.3V
V _{SS}	Ground
NC	No connect

5 ELECTRICAL SPECIFICATIONS

- All voltages are referenced to V_{SS} (GND).
- After power up, execute power up sequence and initialization sequence before proper device operation is achieved (refer to the Power-up Sequence).

5.1 Absolute Maximum Ratings

Table 2 Absolute maximum ratings

Characteristics	Symbol	Maximum ratings	Unit
Voltage on V _{DD} supply relative to V _{SS}	V _{DD}	-0.5 ~ +4.6	V
Voltage on any pin relative to V _{SS}	V _{IN}	-0.5 ~ V _{DD} +0.5 (≤ 4.6 (max))	V
Power Dissipation	P _D	1.0	W
Operating Temperature Range	T _{OPR}	-55 ~ +105	°C
Storage Temperature Range	T _{STG}	-65 ~ +150	°C

5.2 Recommended DC Operating Conditions

Table 3 Recommended DC operating condition

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{DD}	3.0	3.3	3.6	V
Input voltage	V _{IH}	2.0	—	V _{DD} +0.3	V
	V _{IL}	-0.3	—	0.8	V

5.3 DC Characteristics

Table 4 DC characteristics

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output High Voltage Level	V _{OH}	VDD=3.0V, I _{OH} =-2mA	2.4	—	V
Output Low Voltage Level	V _{OL}	VDD=3.6V, I _{OL} =2mA	—	0.4	V

6 TYPICAL APPLICATION




Figure 2 Typical application

7 ORDERING INFORMATION




Table 5 Ordering information

Part Number	Capacity (bit)	Bus Width (bit)	Radiation			Packaging	Temperature (°C)
			TID¹	SEL²	SEU³		
VDSD2G08VS54EE4V75	2G	8	-	-	-	SOP54	0~+70
VDSD2G08VS54IB4V75	2G	8	-	-	-	SOP54	-40~+85
VDSD2G08RS54SS4V75	2G	8	>50	TBD	TBD	SOP54	-55~+105

¹ TID: Total Dose (Krad(Si))

² SEL: LET Threshold (Mev.cm²/mg)

³ SEU:SEU Threshold (Mev.cm²/mg)

8 PACKAGE DIMENSIONS




Figure 3 Package dimensions

Table 6 Dimensions information

	Min	Max
A	7.40	7.90
A2	6.20	6.60
D	23.80	24.20
E	13.40	13.80
E1	10.80	11.20
f	2.00	
b	0.35	
e	0.80	
r	1.00	
t	0.20	
α	$\leq 3^\circ$	
β	$\leq 3^\circ$	

NOTE: 1. Unit: mm
2. $A1 = A - A2$

9 REVISION HISTORY

Table 7 Revision history

Revision	Date	Description of Change
A0	Nov 3,2015	First Created
A1	Mar 14,2016	Modified PIN DESCRIPTIONS
A2	Aug 23,2016	Modified ORDERING INFORMATION
A3	Jan 9,2017	Modified the Truth Table
A4	Oct.25,2017	Changed company's name to Zhuhai Orbita Aerospace Science & Technology Co., Ltd
A5	Apr 11,2018	Add or reduce chapters
A6	May 27,2021	Modified FEATURES and ORDERING INFORMATION