

VDIC SYNCHRONOUS DYNAMIC SDRAM

VDSD1G32XS70XX2V75- II USER MANUAL

Version : A1

Document NO.: ORBITA/SIP-VDSD1G32XS70XX2V75- II -USM-01
Zhuhai Orbita Aerospace Science & Technology Co. , Ltd.
Add: Orbita Tech Park, NO.1 Baisha Road, Tangjia Dong ` an,
Zhuhai, Guangdong, China 519080
Tel: +86-756-3391979 Fax: +86-756-3391980

Contents

1 DESCRIPTION 1

2 FEATURES 1

3 BLOCK DIAGRAM..... 2

4 PIN DESCRIPTIONS..... 2

5 ELECTRICAL SPECIFICATIONS 4

 5.1 Absolute Maximum Ratings 4

 5.2 Recommended DC Operating Conditions 4

 5.3 DC Characteristics 4

6 TYPICAL APPLICATION 5

7 ORDERING INFORMATION..... 6

8 PACKAGE DIMENSIONS..... 7

9 REVISION HISTORY 8

VDIC-SDRAM

HIGH-SPEED 3.3V 32M × 32bit

SYNCHRONOUS DYNAMIC SDRAM

1 DESCRIPTION

The VDS1G32XS70XX2V75-II is a 1,024M bits SDRAM, organized as 32M words×32bits. The device has two dies, every die includes a 8,388,608×16bits×4 bank, and two chip select individual signals. All inputs and outputs are referred to the rising edge of the clock input. This allows the device to be useful for a variety of high bandwidth, high performance memory system applications. It is packaged in 70-pin SOP.

2 FEATURES

- 3.3V power supply
- Clock frequency: 133MHz (max.)
- LVTTL interface
- Single pulsed #RAS
- 4 banks can operate simultaneously and independently
- Burst read/write operation and burst read/single write operation capability
- Programmable burst length (BL): 1, 2, 4, 8, full page
- 2 variations of burst sequence
 - Sequential (BL=1, 2, 4, 8, full page)
 - Interleave (BL=1, 2, 4, 8)
- Programmable #CAS latency (CL): 2, 3
- Refresh cycles: 8192 refresh cycles/64ms
- 2 variations of refresh
 - Auto refresh
 - Self refresh

3 BLOCK DIAGRAM




Figure 1: Signal link of Block Diagram

4 PIN DESCRIPTIONS

Pin Id	Pin #		Pin Id
VDD	1	70	VSS
DQ0	2	69	DQ31
DQ16	3	68	DQ15
VDDQ	4	67	VSSQ
DQ1	5	66	DQ30
DQ17	6	65	DQ14
DQ2	7	64	DQ29
DQ18	8	63	DQ13
VSSQ	9	62	VDDQ
DQ3	10	61	DQ28
DQ19	11	60	DQ12
DQ4	12	59	DQ27
DQ20	13	58	DQ11
VDDQ	14	57	VSSQ
DQ5	15	56	DQ26
DQ21	16	55	DQ10
DQ6	17	54	DQ25
DQ22	18	53	DQ9
VSSQ	19	52	VDDQ
DQ7	20	51	DQ24
DQ23	21	50	DQ8
LDQM1	22	49	UDQM1
LDQM0	23	48	UDQM0
#WE	24	47	CLK
#CAS	25	46	CKE
#RAS	26	45	A12
#CS0	27	44	A11
#CS1	28	43	A9
BA0	29	42	A8
BA1	30	41	A7
A10	31	40	A6
A0	32	39	A5
A1	33	38	A4
A2	34	37	A3
VDD	35	36	VSS




Figure 1 Pin configuration

Table 1 Pin description

Name	Function
A0~A12	Address inputs: A[12:0] are sampled during the ACTIVE command (row address A[12:0]) and READ or WRITE command (column address A[9:0]; with A10 defining auto precharge) to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine if all banks are to be precharged (A10 HIGH) or bank selected by A10 (LOW). The address inputs also provide the op-code during a LOAD MODE REGISTER command.
DQ0-DQ32	Data Input/ Output Ports. 8 bi-directional ports are used to read data from or write data into the SDRAM.
#CS0 (Die1)	Chip select: #CS enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when #CS is registered HIGH, but READ/WRITE bursts already in progress will continue, and DQM operation will retain its DQ mask capability while #CS is HIGH. #CS provides for external bank selection on systems with multiple banks. #CS is considered part of the command code.
#CS1 (Die2)	
BA0,BA1	Bank address input(s): BA[1:0] defines to which bank the ACTIVE, READ, WRITE, or PRECHARGE command is being applied.
#RAS	Row address strobe. Latches row addresses on the positive going edge of the CLK with #RAS low. Enables row access & precharge.
#CAS	Column address strobe. Latches column addresses on the positive going edge of the CLK with #CAS low. Enables column access.
#WE	Write Enable Input. Enables write operation and row precharge. Latches data in starting from #CAS, #WE active.
LDQM0, UDQM0 (Die1)	Input/output mask: DQM is an input mask signal for write accesses and an output enable signal for read accesses. Input data is masked when DQM is sampled HIGH during a WRITE cycle. The output buffers are placed in a High-Z state (two-clock latency) when DQM is sampled HIGH during a READ cycle. LDQM corresponds to DQ[7:0] and DQ[23:15], and UDQM corresponds to DQ[15:8] and DQ[31:24]. LDQM and UDQM are considered same state when referenced as DQM.
LDQM1, UDQM1 (Die2)	
CLK	Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.
CKE	Clock enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. Deactivating the clock provides precharge power-down and SELF REFRESH operation (all banks idle), active power-down (row active in any bank), or CLOCK SUSPEND operation (burst/access in progress). CKE is synchronous except after the device enters power-down and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CLK, are disabled during power-down and self refresh modes, providing low standby power. CKE may be tied HIGH.
V _{DDQ}	DQ power: DQ power to the die for improved noise immunity.
V _{SSQ}	DQ ground: DQ ground to the die for improved noise immunity.
V _{DD}	Power supply: 3.3V ±0.3V.
V _{SS}	Ground
NC	No connect

5 ELECTRICAL SPECIFICATIONS

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

5.1 Absolute Maximum Ratings

Table 2 Absolute maximum ratings

Characteristics	Symbol	Maximum ratings	Unit
Voltage on V _{DD} supply relative to V _{SS}	V _{DD} / V _{DDQ}	-0.5 ~ +4.6	V
Voltage on any pin relative to V _{SS}	V _{IN}	-0.5 ~ V _{DD} +0.5 (≤ 4.6 (max))	V
Power Dissipation	P _D	1.5	W
Operating Temperature Range	T _{OPR}	-55 ~ +105	°C
Storage Temperature Range	T _{STG}	-65 ~ +150	°C

5.2 Recommended DC Operating Conditions

Table 3 Recommended DC operating condition

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage/ DQ power	V _{DD} / V _{DDQ}	3.0	3.3	3.6	V
Input high voltage	V _{IH}	2.0	—	V _{DD} +0.3	V
Input low voltage	V _{IL}	-0.3	—	0.8	V

5.3 DC Characteristics

Table 4 DC characteristics

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output High Voltage Level	V _{OH}	V _{DD} =3.0V, I _{OH} =-2mA	2.4	—	V
Output Low Voltage Level	V _{OL}	V _{DD} =3.6V, I _{OL} =2mA	—	0.4	V

6 TYPICAL APPLICATION




Figure 2 Typical application

7 ORDERING INFORMATION

1	2	3	4	5	6	7	8	9	10	11	12	13
<u>VD</u>	<u>SD</u>	<u>1G</u>	<u>32</u>	<u>X</u>	<u>S</u>	<u>70</u>	<u>X</u>	<u>X</u>	<u>2</u>	<u>V</u>	<u>75</u>	<u>II</u>
VDIC												
SDRAM												
Capability: 1Gbit												
Bus Width: 32bit												
R= Radiation Data Tested; V= Generic Radiation Data Available												
Package: SOP												
Pin Quantity: 70 Pin												
Temperature: E=0~70℃; I=-40~85℃; S=-55~+105℃												
Quality: E= Sample; B= Industry; S= Space												
Stacking Layer: 2layer												
Power Supply : 3.3V												
Frequency: 133MHz												
II=Second Version												

Table 5 Ordering information

Part Number	Capacity (bit)	Bus Width (bit)	Radiation			Packaging	Temperature (°C)
			TID ¹	SEL ²	SEU ³		
VDS1G32VS70EE2V75- II	1G	32	-	-	-	SOP70	0~+70
VDS1G32VS70IB2V75- II	1G	32	-	-	-	SOP70	-40~+85
VDS1G32RS70SS2V75- II	1G	32	>50	TBD	TBD	SOP70	-55~+105

¹ TID: Total Dose (Krad(Si))

² SEL: LET Threshold (Mev.cm²/mg)

³ SEU:SEU Threshold (Mev.cm²/mg)

8 PACKAGE DIMENSIONS




Figure 3 Package dimensions

Table 6 Dimensions information

	Min	Max
A	6.00	6.70
A2	4.80	5.40
D	23.80	24.20
E	17.40	17.80
E1	14.80	15.20
f	1.80	
b	0.35	
e	0.635	
r	1.00	
t	0.20	
α	≤3°	
β	≤3°	
NOTE: 1.Uint: mm 2. A1=A - A2		

9 REVISION HISTORY

Table 7 Revision history

Revision	Date	Description of Change
A0	July 4, 2018	First Created
A1	Mar 19,2020	Update format